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Abstract — A non-quasi-static model of partially-depleted
SOI MOSFETs is presented. Phenomena, which are partic-
ularly responsible for dependence of device admittances on
frequency are briefly described. Several C-V characteristics
of the SOI MOSFET calculated for a wide range of frequen-
cies, preliminary results of numerical analysis and of measure-
ments and brief analysis of the results are presented. Methods
of model improvement are proposed.
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1. Introduction
One of the main advantages of silicon-on-insulator (SOI)
CMOS circuits is their speed, which results mainly from
the reduced parasitic capacitances of SOI MOSFETs. How-
ever the C-V characteristics of partially-depleted (PD) SOI
MOSFETs exhibit a relevant dependence on frequency.
This effect results from the floating-body phenomena,
which are due to the fact, that thin active film of the PD SOI
MOSFET is surrounded by dielectric layers and junctions.
A detailed numerical analysis of the physical phenomena
in the PD SOI MOSFETs for small-signal excitation consi-
tions was presented in [1], where a new mixed quasi-static
(QS) / non-quasi-static (NQS) scheme of transient phenom-
ena treatment was used. The main conclusions resulting
from this work confirm the above mentioned features of
the PD SOI MOSFETs and their C-V characteristics.
The reliable models of the PD SOI MOSFETs admittances,
which account for the floating-body phenomena may be
useful for characterization and CAD purposes. However,
analytical models of the PD SOI MOSFETs admittances
derived so far are based primarily on the QS aproach [2, 3],
which does not allow to obtain frequency dependence of de-
vice capacitances. Such analysis is possible using the NQS
methods, but there are only very few models of this cate-
gory [4]. Moreover they are represented in AC domain not
by appropriate set of equations, but rather by equivalent
circuits. Small-signal current equations and admittances
result from these circuits. Thus it is very difficult to en-
sure consistency between DC models and their small-signal
counterparts.
In this work some results of analysis of frequency effect
upon C-V curves of PD SOI MOSFETs are presented. They
were obtained using the recently derived NQS model of the
PD SOI MOSFETs in the strong inversion range [5]. This
model is formulated as a set of current equations in the
complex numbers domain. In case of conduction currents
their AC components were obtained through linearization
of the appropriate DC currents expressions. In case of
displacement currents they were obtained as derivatives of
the appropriate charges. Thus the AC and DC models of
the PD SOI MOSFETs are fully compatible.
2. Small-signal currents components
in the PD SOI MOSFET
The general Eq. (1), which describes transistor behaviour in
the AC domain represents obviously condition of balance
of all currents flowing into the device:
i∗s + i∗g f + i∗d + i
∗
gb = 0 . (1)
All the components of formula (1) denote phasors (complex
amplitudes of the small-signal components) of the source,
front gate, drain and back gate currents, respectively. The
Eq. (1) is linear in terms of v∗bs, i.e. phasor of the time-
dependent body-source voltage vbs(t). With the given v
∗
bs
AC components of all currents in the device may be deter-
mined. Then the small-signal admittances may be obtained
using the following formula





v∗z =(0,0), z 6=y
. (2)
Below these current components are briefly described.
3. AC components of gates currents
Small-signal currents flowing into both gates consist of in-
trinsic and extrinsic, parasitic components
i∗g f (b) = i
∗
g f (b), i+ i
∗
g f (b)s,ex+ i
∗
g f (b)d,ex . (3)
Intrinsic components i∗g f (b),i result from charging/dischar-
ging of gates electrodes associated with the so-called
„ideal” (intrinsic) MOSFET. They contain also currents
i∗
sb, f (b),displ , i
∗
db, f (b),displ , related to inner fringing field,
which will be described in the next section. Extrinsic com-
ponents i∗g f (b)s,ex and i
∗
g f (b)d,ex are related to overlap and
outer fringing capacitances [6]. They are shown in Fig. 1.
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Fig. 1. Parasitic front/back gate-source/drain capacitances in PD
SOI MOSFET.
These currents can be approximately considered as purely
capacitative ones, because they depend only on voltages of
the electrodes. They do not depend on spatial distribution
of AC component of surface potential, so they do not ex-
hibit additional phase shift relative to electrodes voltages.
4. AC components of source
and drain currents
AC currents flowing into the source and drain are expressed
as superpositions of several components, which are related
to different phenomena at source and drain boundaries re-
spectively.
i∗s = i∗sb,di f f+rec+displ + i
∗
sb, f ,displ + i
∗
sb,b,displ − i∗g f s,ex+
−i∗gbs,ex− i∗dri f t, f (0)− i∗dri f t,b(0) , (4)
i∗d =−i∗db,di f f+gen+aval+displ − i∗db, f ,displ − i∗db,b,displ +
−i∗g f d,ex− i∗gbd,ex+ i∗dri f t, f (L)+ i∗dri f t,b(L) . (5)
The variables in the above formulae have the following
meaning:
i∗dri f t, f (b)(0), i
∗
dri f t, f (b)(L) – AC components of the channel
drift currents at the front (back) Si-SiO2 interfaces, which
flow through the source (y = 0) or drain (y = L) contacts;
they are determined by the approximate solution of current
continuity equation; method of solution was adapted from
[7] and generalized in order to account for body voltage
variations; in the saturation range AC currents at the drain
contact account for avalanche ionization in the „pinch-off”
region;
i∗sb,di f f+rec+displ – total AC current, which flows through
the bulk part of the source-body junction, which consists
of two conduction components: diffusion and recombina-
tion currents and of displacement current;
i∗db,di f f+gen+aval+displ – total AC current, which flows
through the bulk part of the drain-body junction, which
consists of two conduction components: diffusion and re-
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tion currents are multiplied by avalanche ionization in the
depletion region of the junction;
i∗
sb, f (b),displ , i
∗
db, f (b),displ – displacement currents (mentioned
in the previous section), which are related to the inner fring-
ing fields between the source (drain) and front (back) gate;
in the presente model they result from the modulation of
the widths of the source (drain) controlled space-charge ar-
eas by the appropriate gate DC bias;
i∗g f (b)s,ex, i
∗
g f (b)d,ex – displacement currents related to overlap
and outer fringing capacitances (described in the previous
section).
The AC components of drift, diffusion, generation/recom-
bination and avalanche ionization currents are described by
the NQS models, so they exhibit dependence on frequency.
Thus the admittances of the PD SOI MOSFETs should also
be frequency dependent. In the next section this effect will
be briefly described and illustrated by simulated data. Also
preliminary results of numerical analysis and of measure-
ments will be presented.
5. Effect of frequency
on selected C-V curves
C-V characteristics of the PD SOI MOSFET were calcu-
lated using the model presented in the previous sections.
Parameters of this device are listed in Table 1.
In Fig. 2 Cg f s(VG f S) characteristics obtained for a range of
frequencies and for two drain-source voltages are shown.
A strong influence of frequency on these curves is evident.
The main feature of these data is decrease of the Cg f s value
in the strong-inversion range, when frequency increases to
hundreds of megahertz. This means, that at high frequency
a phase shift between voltage and current AC components
significantly changes. Due to the non-quasi-static behaviour
gate capacitor properties are changed. More detailed anal-
ysis could be done using conductances behaviour at high
frequencies. Another feature is that at the boundary be-
tween the subthreshold and saturation ranges a decrease of
Cg f s below zero Farads can be observed. This effect is
rather not induced by strong field effects, because it di-
minishes when drain voltage increases. This effect requires
further investigation. One of the possible approaches could
be improvement of small-signal model of drift current in
high-frequencies range. It would require accounting for
higher-order terms in solution of integral equation [7].
Figure 3 shows influence of frequency on Cg f d capaci-
tances. Weaker dependence of Cg f d on frequency (than in
case of Cg f s) is probably due to the fact that Cg f d increases
in non-saturation range, when channel is shortly connected
to the drain electrode.
Figure 4 shows very strong influence of frequency on
Cg f gb, which can be observed particularly at the border
between subthreshold and saturation ranges (like in case of
Cg f s(VG f S) data). At higher frequencies the influence of
gate bias on the capacitance diminishes.
Figures 5 and 6 show influence of frequency on Cds and Csd
Fig. 2. SimulatedCg f s(VG f S) characteristics of the PD SOI MOS-
FET (VGbS = 0 V) for frequencies: 10
6, 107, 5 ·107, 108, 2 ·108,
5 ·108 Hz.
Fig. 3. Simulated Cg f d(VG f S) characteristics of the PD SOI
MOSFET for the range of frequencies.
capacitances and non-symmetric (non-reciprocal) character
of these curves. Very strong influence of frequency on Cds
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Table 1
Parameters of the simulated PD SOI MOSFET
Parameters Value
Width (W) 100 µm
Length (L) 9.4 µm
Front gate oxide thickness (TOx f ) 32.8 nm
Back gate oxide thickness (TOxb) 400 nm
Si film thickness (TSi) 150 nm
Doping conc. In the Si film (NB) 9×1016 cm−3
Fixed charge density at the front Si-SiO2 interface (Nss f ) 3×1010 cm−2
Fixed charge density at the back Si-SiO2 interface (Nssb) 1011 cm−2
Mobility in the front channel (µ f ) 318 cm2/Vs
Mobility in the back channel (µb) 318 cm2/Vs
Recombination life-time in the body (τB) 10
−6 s
Recombination/generation life-time in the junctions (τJ) 10
−7 s
Temperature 22◦ C
Fig. 4. Simulated Cg f gb(VG f S) characteristics of the PD SOI
MOSFET for the range of frequencies.
can be observed in the saturation range, when the drain cur-
rent flows through the „pinch-off” region, where avalanche
multiplication dominates. Much more weak influence of
frequency on Csd (as compared to Cds) can be observed.
Then the channel is shortly connected to the source node.
It is analogous to the Cg f s, Cg f d pair of capacitances, which
were compared above.
6. Experimental and numerical
data (preliminary results)
In order to support the need of non-quasi-static modelling
of SOI MOSFETs preliminary measurements of the PD
SOI MOSFETs capacitances were done using the HP5275A
LCR-meter. Figure 7 shows two Cg f s(VG f S) curves of the
MOSFET (device parameters are in the figure caption) ob-
tained for two frequencies of measurement signal: 105 Hz,
106 Hz. The results of the measurement are not clear. In
this range of frequencies there is only a slight difference
between both curves. It is in agreement with the results
presented earlier, where the relevant variations of capac-
itances were observed at much higher frequencies. Thus
using these experimental data it is difficult to make con-
clusions about the correctness of the model and about the
Fig. 5. Simulated Cds(VG f S) characteristics of the PD SOI MOS-
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Fig. 6. Simulated Csd(VG f S) characteristics of the PD SOI MOS-
FET for the range of frequencies.
Fig. 7. Cg f s(VG f S) determined experimentally. Device data:
W = 100 µm, L = 10 µm, tSi ≈ 0.2 µm, tox,b ≈ 0.4 µm,
tox, f ≈ 30 nm, NB ≈ 5 ·1016 cm−3.
experimentally observed effect of frequency variation. Such
measurement in wider range of frequencies and for the set
of devices should be done.
Preliminary numerical simulations of PD SOI MOSFET for
varying frequencies (1 kHz, 100 kHz) were also done [8].
Figure 8 shows the obtained results. The parameters of the
Fig. 8. Cg f s(VG f S) determined numerically [8]. Device data:
L = 0.6 µm, tSi ≈ 0.2 µm, tox,b ≈ 0.4 µm, tox, f ≈ 30 nm,
NB ≈ 5 ·1016 cm−3.
simulated device are shown in the figure caption. The Cg f s
and Cg f d data exhibit sensitivity to frequency variations
in the saturation range, although the frequency range is
much lower than above. However the data were obtained
for the short-channel device. Thus phenomena in „pinch-
off” region play much more important role, than in case of
long-channel devices.
Both experimental and numerical data presented above con-
firm the need of accounting for frequency effect on C-V
models of PD SOI MOSFETs.
7. Conclusions
The presented AC model of the PD SOI MOSFETs shows
significant effect of frequency on device capacitances in
strong inversion. Thus non-quasi-static approach to SOI
MOSFETs small-signal modelling can be relevant for CAD
of SOI CMOS analog and analog-digital circuits.
More general analysis of effect of frequency on MOSFETs
admittances requires also accounting for transistors conduc-
tances.
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The model should be extended towards higher frequencies
range and improved in the subthreshold range.
In order to prove validity of the model extensive measure-
ments and numerical simulations of PD SOI MOSFETs for
wide range of frequencies should be done.
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